

CLAIMS

Please amend the claims as follows:

1-10. (cancelled)

1 11. (previously presented) A semiconductor device comprising:

2 a stacked gate structure;

3 a first p-type region of substrate disposed adjacent to a first side of the stacked gate
4 structure;

5 a first n-type region of substrate disposed adjacent to a second side of the stacked gate
6 structure; and

7 a second n-type region of substrate disposed adjacent to the first and second regions, the
8 second n-type region including p-type dopants at a concentration corresponding to the first p-type
9 region.

1 12. (previously presented) The semiconductor device of claim 11, wherein the second n-type
2 region further comprises n-type dopants at a concentration sufficient to over compensate for the
3 p-type dopants.

1 13. (previously presented) The semiconductor device of claim 11, wherein the stacked gate
2 structure is located in a core portion of an integrated circuit device.

1 14. (previously presented) The semiconductor device of claim 11, wherein the stacked gate
2 structure, p-type region, and the first and second n-type regions form a memory cell, and the
3 semiconductor device comprises a plurality of the memory cells.

1 15. (previously presented) The semiconductor device of claim 14, wherein the memory cells
2 are organized into rows and columns.

1 16. (currently amended) The semiconductor device of claim 15, wherein [[the]] p-type
2 regions are disposed between memory cells within a row and [[the]] first n-type regions are
3 disposed between memory cells within a column.

17-25. (cancelled)